Also SystemVerilog supports OOP which makes verification of designs at a higher level of abstraction possible. SystemVerilog can be considered an extension of Verilog (the most popular HDL), and it makes sense to verify a Verilog design in SystemVerilog. What about Vera, e, and other similar HVL ? If the entire design flow has to be repeated, then its called a respin of the chip. If a bug is found later on in the design flow, then all of the design steps have to be repeated again which will use up more resources, money and time. Functional defects in the design if caught at an earlier stage in the design process will help save costs. Chip design is a very extensive and time consuming process and costs millions to fabricate. Verification is the process of ensuring that a given hardware design works as expected.

SystemVerilog is far superior to Verilog because of its ability to perform constrained random stimuli, use OOP features in testbench construction, functional coverage, assertions among many others. As design complexity increases, so does the requirement of better tools to design and verify it. Why is Verilog not preferred ?īack in the 1990's, Verilog was the primary language to verify functionality of designs that were small, not very complex and had less features.

SystemVerilog is an extension of Verilog with many such verification features that allow engineers to verify the design using complex testbench structures and random stimuli in simulation. In order to verify that the hardware description in HDL is correct, there is a need for a language with more features in OOP that will support complicated testing procedures and is often called a Hardware Verification Language. Hardware Description Languages (HDL) like Verilog and VHDL are used to describe hardware behavior so that it can be converted to digital blocks made up of combinational gates and sequential elements.

What about Vera, e, and other similar HVL ?.

Modelsim verilog free download